REMARKS/ARGUMENTS

Claims 19-38 are pending in the application. Claims 1-18 have been cancelled and claims 19-38 have been added.

The Examiner rejected claims 1-18 under 35 USC 103(a) as being unpatentable over Arenburg et al (6,191,800). With respect to new claims 19-38, Applicant respectfully traverses the Examiner's rejection. In particular, Arenburg fails to teach or suggest "in response to detecting an imbalance between the binner and the renderer, adjusting the size of the render cache viewed by the binner" as disclosed in the claims. No where does Arenburg refer to adjusting the size of a render "cache." As noted on page 8, lines 1-6 of the specification:

> "The zone renderer improves rendering performance through caching. In particular, since graphics device 106 is only working on a small portion of the screen at a time, it is able to hold the frame buffer contents for the entire zone in an internal cache. Using the internal cache significantly reduces the memory traffic and improves performance relative to renderers that draw each primitive 122 completely before continuing to the next one."

Furthermore, Arenburg fails to teach or suggest "storing fast state variables into selected buffers" as noted in claims 27, 35 and the claims which depend therefrom. In particular, as noted on page 8, lines 14-25:

> In order to implement a tile-rendering architecture like zone rendering, the maintenance of the correct graphics rendering state variables within each zone 124 is important. The binning software driver handles different types of commands, including but not limited to:
> Fast State Variables: Includes frequently changed attributes of geometry, including but not limited to texture map information and blending modes. There are at least several different groupings of fast state and the rendering hardware106 keeps a complete copy of each.
> Slow State Variables: Includes infrequently changed attributes of geometry, including but not limited to stipple patterns. The binning driver writes these commands into separate slow state zone buffers, and provides to the rendering hardware 106 the relevant pointers (start and end pointers) into these buffers.

Applicant respectfully requests that the claims be allowed to issue.

In view of the foregoing, it is respectfully asserted that all of the claims pending in this patent application are in condition for allowance.

Assignee herewith petitions the Director of the United States Patent and Trademark Office to extend the time for response to the Office Action dated March 13, 2003 for 1 month(s) from June 13, 2003 to July 13, 2003.

Please charge Deposit Account #02-2666 in the amount of:

__X__   ($110.00 for a one month extension)

_____   ($400.00 for a two month extension)

_____   ($920.00 for a three month extension)

_____   ($1,440.00 for a four month extension)

to cover the cost of the extension.

Should it be determined that an additional fee is due under 37 CFR §§1.16 or 1.17, or any excess fee has been received, please charge that fee or credit the amount of overcharge to deposit account #02-2666.

If the Examiner has any questions, he is invited to contact the undersigned at (310) 252-7605. Reconsideration of this patent application and early allowance of all the claims is respectfully requested.

Respectfully submitted,

Sharon Wong
Senior Patent Attorney
Intel Corporation
Reg. No. 37,760

Dated: July 9, 2003

c/o Blakely, Sokoloff, Taylor & Zafman, LLP
12400 Wilshire Blvd., Seventh Floor
Los Angeles, CA 90025-1026
310-207-3800